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This paper focuses on state-of-the-art lithog- 
raphy technology for advanced applications 
in compound semiconductor material pro- 
cessing. The need for thinned substrate 
materials in high frequency as well as power 
devices creates new challenges in the 
handling of extremely fragile and costly 
substrates. The risk of damage is increased 
by the muttiple processing steps required, 
and again when using backside processing 
for vias generation. This paper describes 
solutions for automated lithography process- 
ing in terms of handling and prealignment 
technologies. 
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Introduction 
In recent years, more and more technologies 
have been developed for the production of 
portable, mobile systems like handheld comput- 
ers, phones etc.All these applications have one 
requirement in common: low power consump 
tion for long term remote operation.Tbus, micro- 
electronic devices have to operate more eff- 
ciently and typically at higher frequencies to 
meet these requirements. 
One idea on how to overcome this challenge is 
to reduce any losses and parasitic effects within 
the devices. One approach is to thin the sub- 
strate material itself, as only the top layer is 
required for electrical functionality.The rest is 
more or less for mechanical stability during pro- 
cessing and causes negative effects. 
Thinning the substrate material is a logical, way 
to resolve this problem but with major draw- 
backs in terms of yield risk. Breakage of the 
processed and brittle substrates can create signif- 
icant expenses for the manufacturer. Compound 
materials like GaAs, InP, SIC and others are rather 
expensive as basic materials and their value 
increases dramatically during processing; several 
thousands of dollars per substrate is not an 
unusual value. 
Equipment Requirements 
Basically, most compound semiconductor wafer 
processing steps utilize traditional semiconductor 
technologies.As a result, the standard semicon- 
ductor equipment could be used in these newer 
applications as long as the existing handling 
methods were suitable as well. Handling of deli- 
cate substrates would traditionally be done by 
means of temporarily “gluing” the substrate to a 
rigid carrier, like a typical Si-wafer. In this case, a 
500um - 7OOun-1 carrier would be bonded with a 
50ym - lOOurn device layer on top.The thinning 
and other processing steps can then be accom- 
modated with minimized risk of damage [ 11. 
Quartz and sapphire became common carrier 
materials for this purpose as they are both rigid 
and transparent, allowing access for optical align- 
ment during wafer processing. Because the risk 
of chipping during the thinning process (i.e. 
grinding, polishing, or etching) exists even with 
the use of a carrier, a “safety rim” of extra materi- 
al is used in order to avoid any mechanical con- 
tact with the device substrate itself.As a result, 
the carrier used is normally a few millimeters 
larger in diameter for added protection. 
By using a carrier, new compound semiconduc- 
tor wafers can be handled efficiently. Depending 
on the process, the new substrate needs to be 
pre-aligned, e.g. for spin coating.The existing 
mechanical and optical pre-aligner will accom- 
modate this easily.As long as the bonding is per- 
formed properly and no adhesive material is pro 
truding from the device substrate edge, the 
resulting uniformity and thickness of the coated 
layers will be similar to standard recipes. 
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In terms of the exposure of substrates, there are 
additional challenges to overcome.The typical 
prealignment is based on the outer edge of the 
whole substrate.This is fine in terms of centering 
for a spinning process but not necessarily for an 
exposure process.As the device wafer and carri- 
er are not ideally centered - typically +/- several 
lOOurn are achievable - a mechanical pre-align- 
ment will not automatically provide an accept- 
able pre-alignmentThe fme alignment typically 
performed with pattern recognition systems 
takes much longer as bigger search areas need to 
be defined and scanned in a limited field of view 
through standard magnification optics. 
The ideal solution is to pre-align in reference to 
the device substrate. EVG refined the use of a 
standard optical pre-aligner to accommodate the 
recognition of any material edge, whether it be 
Si, GaAs, glass, quartz or sapphire.A regular CCD- 
line scan chip enabled safe and accurate detec- 
tion of all these materials. 
The challenge is in making this setup sensitive to 
several edges caused by different materials on one 
substrate.This was solved by means of modifying 
the wavelength of the appropriate light source. By 
also using a software algorithm, the first edge of 
the transparent carrier as well as the second edge 
of any other material is detected accurately.Thus, 
a proper centering of wafers in reference to the 
device substrate can be achieved, providing prop- 
er positioning for the alignment and exposure 
steps. With the minimized search area, the pattern 
recognition does its job in a shorter timeframe 
and within the performance specs. 
Another challenge in the lithographic processing 
of temporarily bonded substrates occurs when 
backside processing is needed.Applications may 
require a backside lithography process for etch- 
ing vias, enabling direct packaging approaches or 
for interconnections [2]. 
In this case, the substrate is bonded with the 
active surface towards the transparent carrier. 
The backside alignment uses a state-of-the-art 
bottom side splitfield microscope incorporating 
position data storage by means of crosshair or 
image overlay.This positioning must be per- 
formed through the carrier material. However, 
even transparent quartz or sapphire material will 
cause a shift in focus towards the device surface. 
Usually, refocusing results in a certain amount of 
shift and misalignment. When the required align- 
ment accuracy is very precise (+/- lum), this can 
easily result in an out-of-spec product. 
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The unique Z-movement mechanism in EVG’s 
EVG@620 series mask aligners allows a different 
approach.As in the backside alignment proce- 
dure, the Z-movement is performed by the mask, 
and not vias spindles as in conventional systems. 
With this patent pending design, refocusing can 
be avoided for carrier-based alignment as well. 
Using a blank carrier and referencing the mask, 
the fared microscope position can be maintained 
even in this application and provide accurate 
results similar to regular backside applications. 
Fig. 1 sketch 
carrierladhesivelsubstrate 
Summary 
Using proven equipment technology with some 
modifications, the problems of high-risk process 
ing on compound semiconductors can be over- 
come and efficient yields can be achieved. 
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